31.05.2025 | Pełny etat | Wrocław | EndySoftDeadlines. Responsibilities Conduct rigorous RTL validation for various designs, focusing on interfaces such as PCIE and CXL. Develop and implement verification plans to ensure designs meet all functional and performance requirements. Collaborate with design engineers to understand circuit architectures
Zobacz późniejNie trać już pracy!
Otrzymuj codziennie nowe oferty pracy przez e-mail do Architecture w Wrocław.